©~µçÁ÷¡¢ËÙ¶È¡¢Î»ÖÃÈý»·È«Êý×Öʽ¿ØÖÆ
©~ASIC+FPGA+IPM½á¹¹
©~µ÷Ëٱȿɴï1£º5000£¬²ÉÓû¬Ä£±ä½á¹¹¿Õ¼äʸÁ¿¿ØÖÆÔÀí£¬È«ËÙ·¶Î§ÄÚ¾ßÓÐÎȶ¨µÄת¾ØÌØÐÔ£¬ÔëÒôС£¬³öÁ¦´ó
©~¶¨Î»¾«¶È¿É´ï1/10000r
©~¸ß´ï3±¶µÄ¹ýÔØÄÜÁ¦£¬¸ºÔØÄÜÁ¦Ç¿£¬Îȶ¨ÐÔ¸ß
©~ÍêÉÆµÄ¹ýÁ÷¡¢¹ýѹ¡¢Ç·Ñ¹ºÍ±àÂëÆ÷¹ÊÕϵȱ£»¤¹¦ÄÜ
©~¶à´ï18¸ö²ÎÊýµÄ¶¯Ì¬¼à²âºÍ¿ØÖÆ£¬ÊÊʱÓÅ»¯¶¯Ì¬ÌØÐÔ
©~¿ÉÅäÌ×2~8´Å¼«£¬400~6000Ïß±àÂëÆ÷µÄ¶àÖÖÐͺŵç»ú
©~ÓÐ15¡¢20¡¢30¡¢50A¶î¶¨µçÁ÷µÄ¶àÖÖ°æ±¾¡£Ñ¡ÔñÃæ´ó£¬ÅäÌ×±¾¹«Ë¾µÄÊý¿ØÏµÍ³ºÍµç»ú¿ØÖÆÆ÷£¬¿ÉÊÊÓ¦ÓÚ»ú´²¡¢Ó¡Ë¢¡¢°ü×°¡¢´«ËÍ¡¢ÇиҽÁƵȸ÷ÖÖ¹¤Òµ×Ô¶¯»¯ÁìÓòµÄ¶¨Î»Çý¶¯¿ØÖÆ